

P.O. Box 747
Falls Church, Virginia 22040-0747
Phone: (703) 205-8000
Fax: (703) 205-8050
(703) 698-8590 (GIV)

Birch, Stewart, Kolasch & Birch, LLP

Fax

To:	Examiner Williams/USPTO	From:	Tina R. Baker for Mr. Ken Muncy
Fax:	571-273-1924	Date:	August 25, 2004
Phone:	571-272-1924	Pages:	2 (including cover sheet)
Your Ref.:	09/930,204	Our Ref.:	0941-0308P
Re:		CC:	

☒ **Urgent** ☐ **For Review** ☐ **Please Comment** ☐ **Please Reply** ☐ **Please Recycle**

This transmission is intended for the sole use of the individual and entity to whom it is addressed, and may contain information that is privileged, confidential, and exempt from disclosure under applicable law. You are hereby notified that any dissemination, distribution, or duplication of this transmission by someone other than the intended addressee or its designated agent is strictly prohibited. If your receipt of this transmission is in error, please notify this firm immediately by collect call to (703) 205-8000, and send the original transmission to us by return mail at the address above.

Comments: **Per our telephone conversation today, please find attached a copy of the Abstract of the Specification in the above-referenced application for RUSH printing. Please call me at (703) 205-8000x6032, if you require anything further.**

Appl. No. 09/930,204
Docket No.: 0941-0308P

ABSTRACT OF THE DISCLOSURE

A protection circuit for MOS components. In the protection circuit, a bypass PMOS transistor has a gate, a source and a substrate, all coupled to a first voltage node and a drain coupled to a gate of a MOS component. A bypass NMOS transistor has a gate, a source and a substrate, all coupled to a second voltage node and a drain coupled to the gate of the MOS component. When positive charges are accumulated on the gate of the MOS component due to an antenna effect, the bypass PMOS transistor dissipates the positive charges to the first voltage node. On the contrary, when negative charges are accumulated on the gate of the MOS component due to antenna effect, the bypass NMOS transistor dissipates the negative charges to the second voltage node.